

# SPECIFICATION FOR SUPER XE GAME MACHINE.

JUNE 21 '88  
RICOH

## OBJECTS

64 OBJECTS / FRAME

16 OBJECTS / LINE

16 COLORS / OBJECTS

32 COLORS / FRAME \*


$2^{12}$  COLORS / POSSIBILITY

X1, X2, X4 (Max X4)

H REF. V REF

8x8 pixel / OBJECT (x1)

7	6	5	4	3	2	1	0
CHARACTER-CODE							X
V-POSITION							
MAG	H	V	COLOR	MAG	H	V	RS
X	REF	REF	TABLE	Y	REF	REF	TABLE
H-POSITION							



## BACK GROUND

1 CELL MAP

40 CHARACTER X 24 CHARACTER / FRAME

4 COLORS / CHARACTER

8x8 pixel / CHARACTER

32 COLORS / FRAME \*

$2^{12}$  COLORS / POSSIBILITY

H. REF. V. REF

FRAME  
MEMORY

64 CHARACTER  
X 32 CHARACTER

2 Byte / CHARACTER


4KByte / FRAME

PATTERN  
MEMORY

26bit / pixel.  
16Byte / CHARACTER  
256 CHARACTER / FRAME \*

TR ATTR/BUTE

-	-	H	V	COLOR	TR ATTR/BUTE
		REF	REF	TABLE	
CHARACTER-CODE					



\* DYNAMICALLY  
CHANGEABLE



## 2. BIT MAP

- ① 320 X 192 pixel / FRAME  
~~#~~ colors / pixel  
16
- ② 320 X 192 pixel / FRAME  
~~#~~ colors / pixel  
16
- ③ 640 X 192 pixel / FRAME  
4 colors / pixel

Memory size  
512 dot X 512 dot X 4 bit  
with ROTATE CPU RUN TIME = 0%

320 dot —  
without ROTATE CPU RUN TIME = 50%



640 dot —  
without ROTATE CPU RUN TIME = 50%



## 3. OTHERS (cell map)

LINE FLOWING

VERTICAL FLOWING



CPU

65C816

A. 8MHz

INSIDE RAM

B. 4MHz

OUTSIDE MEMORY

C. 1.71 MHz

65XE MODE

A and B be changed by CPU Address.


512bit SRAM

Sound. (See pages 5 ~ 7.)


(Cont'd Page 2')

4. cell map

TR. ATTRIBUTE SET 1 (IN CHARACTER GEN) COLOR CODE



TR. ATTRIBUTE SET 2




5. Bänder color control Register (Pb. 4)

Besides Color L. U. T

BOARD

250 ns/  
N  
sec/cycle



www.atari-museum.com

## SYSTEMS CONFIGURATION

- A. 65XE Mode of Operation
- B. Extended Mode of Operation

### Video features

- ~~1) Display List Architecture.~~
- ~~2) Luminance & Chromanence outputs.~~ → external
- 3) Analog RGB output & ~~composite video output.~~
- 4) 640 dot mode line buffer.
- 5) Object size multiplier <sup>bit map</sup> x2, x4. (MAX x4)
- 6) Run microprocessor at 2x clock of 65xE mode.
- ~~7) 3-D mode.~~ 4x
- 8) Object reflection.
- 9) Line Buffers.

- a. 320x8 with objects.  
x5 bit for

### Audio Features

- 1) Sound output in stereo.
- 2) 8 channel P.C.M. sound. (depends on Cost)
- 3) Programmable sampling rate.

### I/O Support

\*Not required as the "Keri" Chip will be used.

General description:

Stereo digitized sound (256 level) is stored interleaved (high byte = left channel, low byte = right channel) in contiguous memory, this data is supplied directly to two Digital-to-Analog Converters at a fixed rate (the sampling frequency). The output of the DACs are low pass filtered and provided to the speakers.

7/15 (SCF)

Sampling Frequency:

In order to allow for both hi quality sound and simple beeps without requiring huge quantities of data, four sampling rates will be provided:

~~40053 Hz~~  
~~20027 Hz~~ → 19.8 kHz  
10013 Hz  
5006 Hz

These are independent of video mode and destination country (NTSC/PAL). The 3dB cutoff for the low pass filter will always be at 1/2 the sampling frequency.

Address Control:

There are two sets of registers which control the supply of data to the DAC. First is a base register, similar to the video base register, which points to the start of data. Second is a length which specifies the number of words to fetch before repeating the pattern. The base register can be loaded at any time but will not take effect until the length reaches zero or DMA is initially started. Thus it can be loaded during playback to chain pieces of sound together. The same thing applies to the length. The address and length are both 23-bit registers.

In addition to the base register, there is a read-only register which contains the current address to be fetched.

DMA Control:

A single bit is provided to enable DMA. When set DMA will start using the current base address and length. When cleared DMA will stop AT THE NEXT zero count. DMA will be disabled at reset.

29 March 1988

Volume:

7/8

An 8 bit master volume register will be provided to scale the outputs of both DACs. Zero will be off and 255 will be full on. This register will be zeroed at reset.


QUESTIONS:

1. Does software require any interrupts to effectively use this scheme?
2. Is stereo necessary? Desirable? *Yes*
3. Should a mode be provided to allow the same data to be provided to both channels simultaneously? (Mono mode) *Yes*
4. Can the length in a "mono mode" still be word oriented? That is, can you live with the restriction that there must be an even number of samples in mono mode? *2*
5. Is a mode which would allow one channel to modulate the amplitude of the other desirable? *2*

*Answer next meeting*

29 March 1988

## CPU (ASIC-1) - DRAM ACCESS.



ATARI

RICOH

Shiraz M. Shivji

June 21, '88

Satoshi Yamane

June 21, '88